

**PATTERSON &
SHERIDAN, LLP**

ATTORNEYS AT LAW



350 Cambridge Ave, Suite 250
Palo Alto, CA 94306 1550
TEL 650.330.2310
FAX 650.330.2314

FACSIMILE COVER SHEET

DATE: February 6, 2007
FILE NO: NVDA/P002842
TO: Examiner Eric Coleman
MAIL STOP: ISSUE FEE
FAX NO: 571-273-2885
COMPANY: USPTO
FROM: John C. Carey
PAGE(S) with cover: 4
ORIGINAL TO FOLLOW? ☐ YES ☒ NO

ISSUE FEE PAYMENT

TITLE: SYSTEM AND METHOD USING EMBEDDED
MICROPROCESSOR AS A NODE IN AN ADAPTABLE
COMPUTING MACHINE
U.S. SERIAL NO.: 10/765,556
FILING DATE: January 26, 2004
INVENTOR: Rajit Jacob
EXAMINER: Eric Coleman
GROUP ART UNIT: 2183
CONFIRMATION NO.: 1626

CONFIDENTIALITY NOTE

The document accompanying this facsimile transmission contains information from the law firm of Patterson & Sheridan, LLP, which is confidential or privileged. The information is intended to be for the use of the individual or entity named on this transmission sheet. If you are not the intended recipient, be aware that any disclosure, copying, distribution or use of the contents of this faxed information is prohibited. If you have received this facsimile in error, please notify us by telephone immediately so that we can arrange for the retrieval of the original documents at no cost to you.

543527_1.DOC